Job Description

TITLE: SoC Integration Design Engineer
LOCATION: Campbell, CA (onsite req'd)
DURATION: 6 months+ (possibility of conversion)

• RTL Design
• Experience with large SoC integration
• Experience with solving difficult design problems (ie. HBM controller design, DMA controller design, top level integration, etc)
• Verilog and System Verilog experience
• Synopsys tools (VCS, DC, etc), ModelSim
• Experience with a combination of the following: PCIe, Ethernet, DDR4, NoC, AXI
• Python experience is a PLUS
• Synthesis experience is a PLUS
• Whole chip ownership experience is a PLUS
• 5-10+ years industry experience
• Collaborative, team player

Thanks and Regards
Venu Keshav

Application Instructions

Please click on the link below to apply for this position. A new window will open and direct you to apply at our corporate careers page. We look forward to hearing from you!

Apply Online