Job Description


Verification Engineer
Sunnyvale, CA
6 – 12 months

The candidates must have 5 yrs. Verification UVM exp.
Strong OOP background
Verification for assertions based verification tools like Jasper or Mentor
Good debugging skills
FPGA Development
System Verilog
Must hit the ground running!

Application Instructions

Please click on the link below to apply for this position. A new window will open and direct you to apply at our corporate careers page. We look forward to hearing from you!

Apply Online